View AV9148F-82_8422660.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

integrated circuit systems, inc. general description features ics9148-82 block diagram pentium is a trademark of intel corporation i 2 c is a trademark of philips corporation frequency generator & integrated buffers for pentium/pro tm 9148-82 rev a 3/25/99 pin configuration 48-pin ssop power groups vdd1 = ref (0:1), x1, x2 vdd2 = pciclk_f, pciclk(0:5) vdd3 = sdram (0:12), supply for pll core vdd4 = agp (1:2) vdd5 = fixed pll, 48mhz , agp0 vddl = cpuclk (0:2) * internal pull-up resistor of 240k to 3.3v on indicated inputs the ics9148-82 generates all clocks required for high speed risc or cisc microprocessor systems such as intel pentiumpro or cyrix. eight different reference frequency multiplying factors are externally selectable with smooth frequency transitions. spread spectrum may be enabled through i 2 c programming. spread spectrum typically reduces system emi by 8db to 10db. this simplifies emi qualification without resorting to board design iterations or costly shielding. the ics9148-82 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. serial programming i 2 c interface allows changing functions, stop clock programming and frequency selection. the sdram12 output may be used as a feed back into an off chip pll. ? generates the following system clocks: - 3 cpu(2.5v/3.3v) upto 100mhz. - 6 pci(3.3v) @ 33.3mhz - 3agp(3.3v) @ 2 x pci - 13 sdrams(3.3v) up to 100mhz - 1 ref (3.3v) @ 14.318mhz ? skew characteristics: - cpu ? cpu <250ps - cpu(early) ? pci : 1-4ns, center 2.6ns - agp - pci: 500ps ? supports spread spectrum modulation & i 2 c programming for power management, frequency select ? efficient power management scheme through pci and cpu stop clocks. ? uses external 14.318mhz crystal ? 48 pin 300mil ssop. ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
2 ics9148-82 pin descriptions notes: 1: internal pull-up resistor of 240k to 3.3v on indicated inputs 2: bidirectional input/output pins, input logic levels are latched at internal power-on-reset. use 10kohm resistor to program logic hi to vdd or gnd for logic low. r e b m u n n i pe m a n n i pe p y tn o i t p i r c s e d 11 d d vr w pv 3 . 3 l a n i m o n , y l p p u s r e w o p l a t x , ) 2 : 0 ( f e r 2 0 f e rt u o. k c o l c e c n e r e f e r z h m 8 1 3 . 4 1 5 . 2 _ # 3 . 3 u p c 2 , 1 n i v 3 . 3 = w o l , u p c v 5 . 2 = h g i h . v 5 . 2 r o v 3 . 3 s i 2 l d d v r e h t e h w s e t a c i d n i u p c 1 t u p n i d e h c t a l . 2 , 7 2 , 2 2 , 6 1 , 9 , 3 5 4 , 9 3 , 3 3 d n gr w pd n u o r g 41 xn i k c a b d e e f d n a ) f p 3 3 ( p a c d a o l l a n r e t n i s a h , t u p n i l a t s y r c 2 x m o r f r o t s i s e r 52 xt u o d a o l l a n r e t n i s a h . z h m 8 1 3 . 4 1 y l l a n i m o n , t u p t u o l a t s y r c ) f p 3 3 ( p a c 62 d d vr w pv 3 . 3 l a n i m o n , ) 5 : 0 ( k l c i c p d n a f _ k l c i c p r o f y l p p u s 7 f _ k l c i c pt u o w e k s s n 4 - 1 h t i w s k l c u p c h t i w s u o n o r h c n y s . t u p t u o k c o l c i c p g n i n n u r e e r f # p o t s _ i c p y b d e t c e f f a t o n s i s i h t ) y l r a e u p c ( 1 s f 2 , 1 n i e h t s n i m r e t e d s n i p s f r e h t o h t i w g n o l a . t u p n i d e h c t a l . n i p t c e l e s y c n e u q e r f . s e i c n e u w e r f p g a & i c p , m a r d s , u p c 8 0 k l c i c pt u o ) y l r a e u p c ( w e k s s n 4 - 1 h t i w s k l c u p c s u o n u o r h c n y s . s t u p t u o k c o l c i c p 2 s f 2 , 1 n it u p n i d e h c t a l . n i p t c e l e s y c n e u q e r f 3 1 , 2 1 , 1 1 , 0 1) 4 : 1 ( k l c i c pt u o ) y l r a e u p c ( w e k s s n 4 - 1 h t i w s k l c u p c s u o n u o r h c n y s . s t u p t u o k c o l c i c p 4 15 d d vr w p0 p g a , z h m 8 4 , l l p d e x i f r o f y l p p u s 5 1n i r e f f u bn i. s r e f f u b m a r d s r o f n i p t u p n i 7 1 # p o t s _ u p c 1 n i e l i b o m n i ( w o l t u p n i n e h w , l e v e l 0 c i g o l t a s k c o l c ) 3 : 0 ( k l c u p c s t l a h ) 0 = e d o m , e d o m 1 1 m a r d st u ot u p t u o k c o l c m a r d s 8 1 # p o t s _ i c p 1 n i , e d o m e l i b o m n i ( w o l t u p n i n e h w , l e v e l 0 c i g o l t a s k c o l c ) 5 : 0 ( k l c i c p s t l a h ) 0 = e d o m 0 1 m a r d st u ot u p t u o k c o l c m a r d s , 4 3 , 2 3 , 1 3 , 9 2 , 8 2 8 3 , 7 3 , 5 3 ) 9 : 0 ( m a r d st u o. s t u p t u o k c o l c m a r d s 0 2 # p o t s _ p g an i t u p n i n e h w l e v e l " 0 " c i g o l t a s k c o l c ) 2 : 1 ( p g a s t l a h t u p n i s u o n o r h c n y s a s i h t 0 p g a t c e f f a t o n s e o d ) 0 = e d o m , e d o m e l i b o m n i ( w o l 9 m a r d st u ot u p t u o k c o l c m a r d s 1 2 # d pn i l a n r e t n i & l a t s y r c , o c v e h t s p o t s t u p n i n w o d r e w o p s u o n o r e h c n y s a s i h t ) 0 = e d o m , e d o m e l i b o m n i ( . w o l , e v i t c a n e h w s k c o l c 8 m a r d st u ot u p t u o k c o l c m a r d s 6 3 , 0 3 , 9 13 d d vr w p , s k c o l c z h m 8 4 , e r o c u p c , ) 1 1 : 0 ( m a r d s r o f y l p p u s . v 3 . 3 l a n i m o n 3 2a t a d sn ii r o f t u p n i a t a d 2 . t u p n i l a i r e s c 4 2k l c sn ii f o t u p n i k c o l c 2 t u p n i c 5 2 0 p g at u o y b d e t c e f f a t o n . 4 d d v y b d e r e w o p , t u p t u o t r o p c i h p a r g d e c n a v d a # p o t s _ p g a e d o m 2 , 1 n i . e d o m e l i b o m = 0 , e d o m p o t k s e d = 1 , n i p t c e l e s n o i t c n u f 1 2 & 0 2 , 8 1 , 7 1 n i p . t u p n i d e h c t a l 6 2 z h m 8 4t u o. g n i m i t b s u r o f k c o l c t u p t u o z h m 8 4 0 s f 2 , 1 n i e h t s n i m r e t e d s n i p s f r e h t o h t i w g n o l a . t u p n i d e h c t a l . n i p t c e l e s y c n e u q e r f . s e i c n e u w e r f p g a & i c p , m a r d s , u p c 4 4 , 3 4 , 1 4) 3 : 0 ( k l c u p ct u ow o l = # p o t s _ u p c f i w o l . 2 l d d v y b d e r e w o p , s t u p t u o k c o l c u p c 0 42 1 m a r d st u o. t u p t u o k c o l c m a r d s k c a b d e e f 2 4l d d vr w pl a n i m o n v 3 . 3 r o v 5 . 2 r e h t i e , ) 3 : 0 ( u p c r o f y l p p u s 7 4 , 6 4) 2 : 1 ( p g at u o. 4 d d v y b d e r e w o p , s t u p t u o t r o p c i h p a r g d e c n a v d a 8 44 d d vr w p) 2 : 0 ( p g a r o f y l p p u s
3 ics9148-82 functionality v dd 1, 2, 3, 4 = 3.3v5%, v ddl = 2.5v 5% or 3.3 5%, ta= 0 to 70c crystal (x1, x2) = 14.31818mhz 5 . 2 _ # 3 . 3 u p c l e v e l t u p n i ) a t a d d e h c t a l ( r o f d e t c e l e s r e f f u b : t a n o i t a r e p o 1d d v v 5 . 2 0d d v v 3 . 3 cpu 3.3#_2.5v buffer selector for cpuclk drivers. power management functionality mode pin - power management input control 5 2 n i p , e d o m ) t u p n i d e h c t a l ( 7 1 n i p8 1 n i p0 2 n i p1 2 n i p 0 # p o t s _ u p c ) t u p n i ( # p o t s _ i c p ) t u p n i ( # p o t s _ p g a ) t u p n i ( # d p ) t u p n i ( 1 1 1 m a r d s ) t u p t u o ( 0 1 m a r d s ) t u p t u o ( 9 m a r d s ) t u p t u o ( 8 m a r d s ) t u p t u o ( # p o t s _ p g a# p o t s _ u p c# p o t s _ i c p , p g a k l c u p c s t u p t u o k l c i c p ) 5 : 0 ( , f _ k l c i c p z h m 8 4 , f e r m a r d s d n a l a t s y r c c s o o c v) 2 : 1 ( p g a 10 1 w o l d e p p o t sg n i n n u rg n i n n u rg n i n n u rg n i n n u rg n i n n u r 111 g n i n n u rg n i n n u rg n i n n u rg n i n n u rg n i n n u rg n i n n u r 110 g n i n n u rw o l d e p p o t sg n i n n u rg n i n n u rg n i n n u rg n i n n u r 011 g n i n n u rg n i n n u rg n i n n u rg n i n n u rg n i n n u rw o l d e p p o t s 2 s f1 s f0 s f m a r d s , u p c ) z h m ( i c p ) z h m ( p g a ) z h m ( c i p a o i , f e r ) z h m ( 111 0 0 13 . 3 36 . 6 68 1 3 . 4 1 110 5 2 . 5 95 7 . 1 35 . 3 68 1 3 . 4 1 10 1 3 . 3 83 . 3 36 . 6 68 1 3 . 4 1 100 5 70 30 68 1 3 . 4 1 011 5 75 . 7 35 78 1 3 . 4 1 010 5 . 8 65 2 . 4 35 . 8 68 1 3 . 4 1 001 8 . 6 64 . 3 38 . 6 68 1 3 . 4 1 000 0 90 30 68 1 3 . 4 1
4 ics9148-82 1. the ics clock generator is a slave/receiver, i 2 c component. it can read back the data stored in the latches for verification. read-back will support intel piix4 "block-read" protocol . 2. the data transfer rate supported by this clock generator is 100k bits/sec or less (standard mode) 3. the input is operating at 3.3v logic levels. 4. the data byte format is 8 bit bytes. 5. to simplify the clock generator i 2 c interface, the protocol is set to use only " block-writes " from the controller. the bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. the command code and byte count shown above must be sent, but the data is ignored for those two bytes. the data is loaded until a stop sequence is issued. 6. at power-on, all registers are set to a default condition, as shown. general i 2 c serial interface information the information in this section assumes familiarity with i 2 c programming. for more information, contact ics for an i 2 c programming application note. how to write: ? controller (host) sends a start bit. ? controller (host) sends the write address d2 (h) ? ics clock will acknowledge ? controller (host) sends a dummy command code ? ics clock will acknowledge ? controller (host) sends a dummy byte count ? ics clock will acknowledge ? controller (host) starts sending first byte (byte 0) through byte 5 ? ics clock will acknowledge each byte one at a time . ? controller (host) sends a stop bit how to read: ? controller (host) will send start bit. ? controler (host) sends the read address d3 (h) ? ics clock will acknowledge ? ics clock will send the byte count ? controller (host) acknowledges ? ics clock sends first byte (byte 0) through byte 5 ? controller (host) will need to acknowledge each byte ? controller (host) will send a stop bit notes: controller (host) ics (slave/receiver) start bit address d3 (h) ac k byte count ack byte 0 ack byte 1 ack byte 2 ack byte 3 ack byte 4 ack byte 5 ack stop bit how to read: controller (host) ics (slave/receiver) start bit address d2 (h) ac k dummy command code ac k dummy byte count ac k byte 0 ac k byte 1 ac k byte 2 ack byte 3 ac k byte 4 ac k byte 5 ac k stop bit how to write:
5 ics9148-82 byte0: functionality and frequency select register (default = 0) serial configuration command bitmap i 2 c is a trademark of philips corporation note 1. default at power-up will be for latched logic inputs to define frequency. bits 4, 5, 6 are default to 000, and if bit 3 is written to a 1 to use bits 6:4, then these should be defined to desired frequency at same write cycle. note: pwd = power-up default t i bn o i t p i r c s e dd w p 7 t i b n o i t a r e p o l a m r o n r o f 0 e b t s u m 0 n o i t a l u d o m m u r t c e p s d a e r p s % 5 2 . 0 - 0 n o i t a l u d o m m u r t c e p s d a e r p s % 6 . 0 - 1 t i b 4 : 6 4 t i b 5 t i b 6 t i b 1 1 1 0 1 1 1 0 1 0 0 1 1 1 0 0 1 0 1 0 0 0 0 0 k c o l c u p c 0 0 1 5 2 . 5 9 3 . 3 8 5 7 5 7 5 . 8 6 8 . 6 6 0 9 i c p 3 . 3 3 5 7 . 1 3 3 . 3 3 0 3 5 . 7 3 5 2 . 4 3 4 . 3 3 0 3 p g a 6 . 6 6 5 . 3 6 6 . 6 6 0 6 5 7 5 . 8 6 8 . 6 6 0 6 1 e t o n 3 t i b , t c e l e s e r a w d r a h y b d e t c e l e s s i y c n e u q e r f - 0 s t u p n i d e h c t a l ) e v o b a ( 4 : 6 t i b y b d e t c e l e s s i y c n e u q e r f - 1 0 2 t i b n o i t a r e p o l a m r o n r o f 0 e b t s u m 0 . e p y t d a e r p s r e t n e c m u r t c e p s d a e r p s - 0 . e p y t d a e r p s n w o d m u r t c e p s d a e r p s - 1 1 t i b l a m r o n - 0 d e l b a n e m u r t c e p s d a e r p s - 1 0 0 t i b g n i n n u r - 0 s t u p t u o l l a e t a t s i r t - 1 0 byte 1: cpu, active/inactive register (1 = enable, 0 = disable) notes: 1. inactive means outputs are held low and are disabled from switching. notes: 1. inactive means outputs are held low and are disabled from switching. t i b# n i pd w pn o i t p i r c s e d 7 t i b-1 ) d e v r e s e r ( 6 t i b-1 ) d e v r e s e r ( 5 t i b-1 ) d e v r e s e r ( 4 t i b0 41 ) t c a n i / t c a ( 2 1 m a r d s 3 t i b-1 ) d e v r e s e r ( 2 t i b1 41 ) t c a n i / t c a ( 2 k l c u p c 1 t i b3 41 ) t c a n i / t c a ( 1 k l c u p c 0 t i b4 41 ) t c a n i / t c a ( 0 k l c u p c t i b# n i pd w pn o i t p i r c s e d 7 t i b-1 ) d e v r e s e r ( 6 t i b71 ) t c a n i / t c a ( f _ k l c i c p 5 t i b-1 ) d e v r e s e r ( 4 t i b3 11 ) t c a n i / t c a ( 4 k l c i c p 3 t i b2 11 ) t c a n i / t c a ( 3 k l c i c p 2 t i b1 11 ) t c a n i / t c a ( 2 k l c i c p 1 t i b0 11 ) t c a n i / t c a ( 1 k l c i c p 0 t i b81 ) t c a n i / t c a ( 0 k l c i c p byte 2: pci active/inactive register (1 = enable, 0 = disable)
6 ics9148-82 byte 3: sdram active/inactive register (1 = enable, 0 = disable) notes: 1. inactive means outputs are held low and are disabled from switching. t i b# n i pd w pn o i t p i r c s e d 7 t i b8 21 ) t c a n i / t c a ( 7 m a r d s 6 t i b9 21 ) t c a n i / t c a ( 6 m a r d s 5 t i b1 31 ) t c a n i / t c a ( 5 m a r d s 4 t i b2 31 ) t c a n i / t c a ( 4 m a r d s 3 t i b4 31 ) t c a n i / t c a ( 3 m a r d s 2 t i b5 31 ) t c a n i / t c a ( 2 m a r d s 1 t i b7 31 ) t c a n i / t c a ( 1 m a r d s 0 t i b8 31 ) t c a n i / t c a ( 0 m a r d s byte 4: sdram active/inactive register (1 = enable, 0 = disable) byte 5: peripheral active/inactive register (1 = enable, 0 = disable) notes: 1. inactive means outputs are held low and are disabled from switching. notes: 1. inactive means outputs are held low and are disabled from switching. t i b# n i pd w pn o i t p i r c s e d 7 t i b5 21 ) e v i t c a n i / e v i t c a ( 0 p g a 6 t i b-1 ) d e v r e s e r ( 5 t i b-1 ) d e v r e s e r ( 4 t i b-1 ) d e v r e s e r ( 3 t i b7 11 ) t c a n i / t c a ( 1 1 m a r d s ) y l n o e d o m p o t k s e d ( 2 t i b8 11 ) t c a n i / t c a ( 0 1 m a r d s ) y l n o e d o m p o t k s e d ( 1 t i b0 21 ) t c a n i / t c a ( 9 m a r d s 0 t i b1 21 ) t c a n i / t c a ( 8 m a r d s t i b# n i pd w pn o i t p i r c s e d 7 t i b-1 ) d e v r e s e r ( 6 t i b-1 ) d e v r e s e r ( 5 t i b-1 ) d e v r e s e r ( 4 t i b7 41 ) t c a n i / t c a ( 1 p g a 3 t i b-1 ) d e v r e s e r ( 2 t i b-1 ) d e v r e s e r ( 1 t i b6 41 ) t c a n i / t c a ( 2 p g a 0 t i b21 ) t c a n i / t c a ( 0 f e r byte 6: optional register for possible furture requirements notes: 1. byte 6 is reserved by integrated circuit systems for futue applications. t i b# n i pd w pn o i t p i r c s e d 7 t i b-1 ) d e v r e s e r ( 6 t i b-1 ) d e v r e s e r ( 5 t i b-1 ) d e v r e s e r ( 4 t i b-1 ) d e v r e s e r ( 3 t i b-1 ) d e v r e s e r ( 2 t i b-1 ) d e v r e s e r ( 1 t i b-1 ) d e v r e s e r ( 0 t i b-1 ) d e v r e s e r (
7 ics9148-82 cpu_stop# timing diagram cpu_stop# is an asychronous input to the clock synthesizer. it is used to turn off the cpu clocks for low power operation. cpu_stop# is synchronized by the ics9148-82 . the minimum that the cpu clock is enabled (cpu_stop# high pulse) is 100 cpu clocks. all other clocks will continue to run while the cpu clocks are disabled. the cpu clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. cpu clock on latency is less than 4 cpu clocks and cpu clock off latency is less than 4 cpu clocks. notes: 1. all timing is referenced to the internal cpu clock. 2. cpu_stop# is an asynchronous input and metastable conditions may exist. this signal is synchronized to the cpu clocks inside the ics9148-82. 3. all other clocks continue to run undisturbed. (including sdram outputs).
8 ics9148-82 pci_stop# timing diagram pci_stop# is an asynchronous input to the ics9148-82 . it is used to turn off the pciclk (0:5) clocks for low power operation. pci_stop# is synchronized by the ics9148-82 internally. the minimum that the pciclk (0:5) clocks are enabled (pci_stop# high pulse) is at least 10 pciclk (0:5) clocks. pciclk (0:5) clocks are stopped in a low state and started with a full high pul se width guaranteed. pciclk (0:5) clock on latency cycles are only one rising pciclk clock off latency is one pciclk clock. notes: 1. all timing is referenced to the internal cpuclk (defined as inside the ics9148 device.) 2. pci_stop# is an asynchronous input, and metastable conditions may exist. this signal is required to be synchronized inside the ics9148. 3. all other clocks continue to run undisturbed. 4. cpu_stop# is shown in a high (true) state.
9 ics9148-82 pins 2, 7, 8, 25 & 26 on the ics9148-82 serve as dual signal functions to the device. during initial power-up, they act as input pins. the logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. at the end of power-on reset, (see ac characteristics for timing values), the device changes the mode of operations for these pins to an output function. in this mode the pins produce the specified buffered clocks to external loads. to program (load) the internal configuration register for these pins, a resistor is connected to either the vdd (logic 1) power supply or the gnd (logic 0) voltage potential. a 10 kilohm(10k) resistor is used to provide both the solid cmos programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. figs. 1 and 2 show the recommended means of implementing this function. in fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device?s internal logic. figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used. shared pin operation - input/output pins fig. 1 these figures illustrate the optimal pcb physical layout options. these configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. the layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).
10 ics9148-82 fig. 2a fig. 2b
11 ics9148-82 absolute maximum ratings supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 v logic inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . gnd ?0.5 v to v dd +0.5 v ambient operating temperature . . . . . . . . . . . . 0c to +70c storage temperature . . . . . . . . . . . . . . . . . . . . . . ?65c to +150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. electrical characteristics - input/supply/common output parameters t a = 0 - 70o c; supply voltage v dd, vddl = 3.3 v +/-5% (unless otherwise stated) parameter symbol conditions min typ max units input high voltage v ih 2v dd +0.3 v input low voltage v il v ss -0.3 0.8 v input high current i ih v in = v dd 0.1 5 m a input low current i il1 v in = 0 v; inputs with no pull-up resistors -5 2.0 m a input low current i il2 v in = 0 v; inputs with pull-up resistors -200 -100 m a operating i dd3.3op66 c l = 0 pf; select @ 66.8mhz 112 supply current i dd3 .3 op10 0 c l = 0 pf; select @ 100mhz 141 input frequency f i v dd = 3.3 v; 12 14.318 16 mhz input capacitance 1 c in logic inputs 5 pf c inx x1 & x2 pins 27 36 45 pf transition time 1 t tran s to first crossing of target freq. 0.65 2 ms settling time 1 t s from first crossing to 1% of target freq. 0.36 3 ms clk stabilization 1 t stab from v dd = 3.3 v to 1% target freq. < 2 2 ms t cpu-pci1 v t =1.5 v; v tl =1.25 v; f=66/100 mhz 1 2.45 4 ns skew 1 t cpu-pci1 v t =1.5 v;v tl =1.25 v; f=83/75 mhz 1 3.8 4 ns t agp-pci1 v t = 1.5 v; agp leads 390 500 ps 1 guaranteed by design, not 100% tested in production. ma 160 electrical characteristics - input/supply/common output parameters t a = 0 - 70o c; supply voltage v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5% (unless otherwise stated) parameter symbol conditions min typ max units operating i dd2.5op66 c l = 0 pf; select @ 66.8 m hz 14 20 supply current i dd2.5op100 c l = 0 pf; select @ 100 m hz 18 20 t cpu-pci1 v t =1.5 v; vtl=1.25 v; f=66/100 mhz 1 2.45 4 ns t cpu-pci1 vt=1.5 v;vtl=1.25 v; f=83/75 mhz 1 3.8 4 ns t agp-pci1 v t =1.5 v; agp leads 220 500 ns 1 guaranteed by design, not 100% tested in production. ma skew 1
12 ics9148-82 electrical characteristics - cpuclk t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh2b i oh = -8.0 ma 2 2.2 v output low voltage v ol2b i ol = 12 ma 0.3 0.4 v output high current i oh2b v oh =1.7 v -20 -16 ma output low current i ol2b v ol = 0.7 v 19 26 ma rise time t r2b 1 v ol = 0.4 v, v oh = 2.0 v 1.5 1.8 ns fall time t f2b 1 v oh = 2.0 v, v ol = 0.4 v 1.6 1.8 ns duty cycle d t2b 1 v t = 1.25 v 40 50 55 % skew t sk2b 1 v t = 1.25 v 60 250 ps jitter, single edge displacement tj srd2b 1 v t = 1.25 v 200 250 ps jitter, one sigma t j 1 s 2b 1 v t = 1.25 v 31 150 ps jitter, absolute t jabs2b 1 v t = 1.25 v -250 160 +250 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - pciclk t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 30 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh1 i oh = -28 ma 2.4 3 v output low voltage v ol1 i ol = 23 ma 0.34 0.4 v output high current i oh1 v oh = 2.0 v -60 -40 ma output low current i ol1 v ol = 0.8 v 41 53 ma rise time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 1.7 2 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 1.5 2 ns duty cycle 1 d t1 v t = 1.5 v 45 51 55 % skew 1 t sk1 v t = 1.5 v 60 250 ps jitter, one sigma 1 t j 1 s 1a v t = 1.5 v, synchronous 28 150 ps t j 1 s 1b v t = 1.5 v, asynchronous 98 250 ps jitter, absolute 1 t j abs1a v t = 1.5 v, synchronous -250 107 250 ps t jabs1b v t = 1.5 v, asynchronous -650 200 650 ps 1 guaranteed by design, not 100% tested in production.
13 ics9148-82 electrical characteristics - sdram t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 30 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh3 i oh = -28 ma 2.4 2.8 v output low voltage v ol3 i ol = 23 ma 0.35 0.4 v output high current i oh3 v oh = 2.0 v -63 -40 ma output low current i ol3 v ol = 0.8 v 41 51 ma rise time t r3 1 v ol = 0.4 v, v oh = 2.4 v 1.5 2 ns fall time t f3 1 v oh = 2.4 v, v ol = 0.4 v 1.6 2 ns duty cycle d t3 1 v t = 1.5 v 455455% skew 1 t sk1 v t = 1.5 v 200 500 ps propagation delay t prop v t = 1.5 v 46ns 1 guarenteed by design, not 100% tested in production. electrical characteristics - agp t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 30 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh1 i oh = -28 ma 2.4 3 v output low voltage v ol1 i ol = 23 ma 0.2 0.4 v output high current i oh1 v oh = 2.0 v -60 -40 ma output low current i ol1 v ol = 0.8 v 41 50 ma rise time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 1.1 2 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 1.3 2 ns duty cycle 1 d t1 v t = 1.4 v, cpu @ 100mhz 45 50 55 % skew 1 t sk1 v t = 1.5 v 130 250 ps jitter, one sigma 1 t j 1 s 1a v t = 1.5 v, synchronous 2 3 % t j abs1a v t = 1.5 v, synchronous -5 2.5 5 % t jabs1b v t = 1.5 v, asynchronous -6 4.5 6 % 1 guaranteed by design, not 100% tested in production. jitter, absolute 1
14 ics9148-82 electrical characteristics - ref0 t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh5 i oh = -16 ma 2.4 2.6 v output low voltage v ol5 i ol = 9 ma 0.26 0.4 v output high current i oh5 v oh = 2.0 v -32 -22 ma output low current i ol5 v ol = 0.8 v 16 27 ma ris e time 1 t r5 v ol = 0.4 v, v oh = 2.4 v 1.3 4 ns fall time 1 t f5 v oh = 2.4 v, v ol = 0.4 v 2 4 ns duty cycle 1 d t5 v t = 1.5 v 45 55 57 % jitter, one sigma 1 t j1s5 v t = 1.5 v 0.22 3 % jitter, absolute 1 t jabs5 v t = 1.5 v -5 0.63 5 % 1 guaranteed by design, not 100% tested in production.
15 ics9148-82 general layout precautions: 1) use a ground plane on the top layer of the pcb in all areas not used by traces. 2) make all power traces and vias as wide as possible to lower inductance. notes: 1 all clock outputs should have series terminating resistor. not shown in all places to improve readibility of diagram 2 optional emi capacitor should be used on all cpu, sdram, and pci outputs. 3 optional crystal load capacitors are recommended. capacitor values: c1, c2 : crystal load values determined by user c3 : 100pf ceramic all unmarked capacitors are 0.01f ceramic
16 ics9148-82 ssop package l o b m y s s n o i s n e m i d n o m m o c s n o i t a i r a v d n . n i m. m o n. x a m. n i m. m o n. x a m a5 9 0 .1 0 1 .0 1 1 .c a0 2 6 .5 2 6 .0 3 6 .8 4 1 a8 0 0 .2 1 0 .6 1 0 . 2 a8 8 0 .0 9 0 .2 9 0 . b8 0 0 .0 1 0 .5 3 1 0 . c5 0 0 .- 0 1 0 . ds n o i t a i r a v e e s e2 9 2 .6 9 2 .9 9 2 . ec s b 5 2 0 . 0 h0 0 4 .6 0 4 .0 1 4 . h0 1 0 .3 1 0 .6 1 0 . l4 2 0 .2 3 0 .0 4 0 . ns n o i t a i r a v e e s 0 5 8 x5 8 0 .3 9 0 .0 0 1 . ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. ordering information ics9148 y f-82 pattern number (2 or 3 digit number for parts with rom code patterns) package type f=ssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y f - ppp

▲Up To Search▲

Price & Availability of AV9148F-82

	To Download AV9148F-82 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .